XC9536-10VQG44C

IC CPLD, 36MCRCELL, 10NS, 44VQFP, high-performance, Xilinx, Inc

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~1.50 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.00~1.50

PartNumber:: XC9536-10VQG44C

Brand:: Xilinx, Inc - Xilinx | Pack: LQFP | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Vanilla's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-08-23

From Other Seller

Part Number:XC9536-10VQG44C
US $1.00 - 1.50
ECA1HHG220

US $2.00 - 10.00 / Piece
(0) Remove
IRF3205

US $0.80 - 2.50 / Piece
(0) Remove
Quantity:

piece

Product Summary

The XC9536-10VQG44C is a high-performance CPLD providing advanced in-system programming and test capabilities for general purpose logic integration. It is comprised of eight 36V18 Function Blocks, providing 800 usable gates with propagation delays of 5 ns.

Parametrics

XC9536-10VQG44C absolute maximum ratings: (1)VCC, Supply voltage relative to GND: –0.5 to 7.0 V; (2)VIN, Input voltage relative to GND: –0.5 to VCC + 0.5 V; (3)VTS, Voltage applied to 3-state output: –0.5 to VCC + 0.5 V; (4)TSTG, Storage temperature (ambient): –65 to +150 ℃; (5)TJ, Junction temperature: +150 ℃.

Features

XC9536-10VQG44C features: (1)5 ns pin-to-pin logic delays on all pins; (2)fCNT to 100 MHz; (3)36 macrocells with 800 usable gates; (4)Up to 34 user I/O pins; (5)5V in-system programmable: Endurance of 10,000 program/erase cycles; Program/erase over full commercial voltage and temperature range; (6)Enhanced pin-locking architecture; (7)Flexible 36V18 Function Block: 90 product terms drive any or all of 18 macrocells; (8)within Function Block; Global and product term clocks, output enables,; (9)set and reset signals; (10)Extensive IEEE Std 1149.1 boundary-scan (JTAG) support; (11)Programmable power reduction mode in each macrocell; (12)Slew rate control on individual outputs; (13)User programmable ground pin capability; (14)Extended pattern security features for design protection; (15)High-drive 24 mA outputs; (16)3.3V or 5V I/O capability.